Application No. 09/752,869
Amendment dated May 23, 2005
Reply to Office Action of February 23, 2005

REMARKS/ARGUMENTS

Claims 1-21 are pending in the application. Reconsideration in view the

following remarks is respectfully requested. The Examiner has objected to the title of the

invention as being non-descriptive. Applicants have amended the title to overcome this

objection. Claims 8-10, 15, 16, 20 and 21 have been objected to for using the acronym

"TLB," which the Examiner indicates is vague. These claims have been amended to spell

out this acronym, thus obviating the Examiner's objection. Claims 1-7, 11-14, 17-19 are

rejected under 35 U.S.C. 102(e) as being anticipated by USP 6,081,874 (Carpenter).

Claims 8-10, 15-16, and 20-21 are rejected under 35 U.S.C. §103(a) as being

unpatentable over Carpenter in view of USP 6,510,496 (Tarui).

Applicant respectfully submits that none of the cited references teach, suggest or

disclose "[a] multi-node system comprising: a first node including a first processor and a

first node controller, where said first processor is to generate a request and said first node

controller is to assert a signal to said first processor *to indicate that processing of said

request is incomplete*" (e.g, as described in claim 1).

The Office Action asserts Carpenter discloses a multi-node system comprising

...wherein said first processor is to generate a transaction request (see figure 3A, col. 9,

lines 60-63) and said node controller is to assert a signal (i.e. vote) to said first processor

to indicate that processing of said request is incomplete (see figure 3A, col. 10, lines 4-

13).

Column 9, lines 60-63 of Carpenter state:

Application No. 09/752,869
Amendment dated May 23, 2005
Reply to Office Action of February 23, 2005

> Referring first to FIG. 3A, the process begins at block 70 and thereafter proceeds
> to block 72, which depicts a processor 12, such as processor 12a of processing
> node 10a, issuing a request transaction (e.g., a read request) on its local
> interconnect 16.

Column 10, lines 4-13 state:

> Referring first to block 80, in response to receipt of the request transaction, each
> of the snoopers within processing node 10a, including node controller 20, decodes
> the request transaction and drives an appropriate vote during the AStatOut period
> (shown in cycle 3 of FIG. 4) *to indicate whether or not the request transaction
> was successfully received, as discussed above.* As indicated at block 82 and as
> shown in FIG. 4, arbiter 24 of processing node 10a compiles the AStatOut votes
> and issues an AStatIn vote during cycle 4.

The cited sections of Carpenter are intended to disclose that in response to receipt

of a request transaction, the processing node indicates whether or not the request

transaction was successfully received. However, the Carpenter reference does not

disclose a multi-node system comprising: ... where said first processor is to generate a

request and said first node controller is to assert a signal to said first processor *to indicate

that processing of said request is incomplete* (as described in the embodiment of claim 1).

Support can be found, for example, at page 7 line 7 of the specification which states:

> Referring to Figs. 2a-b, a flow diagram of a method for implementing a purge
> TLB entry request according to an embodiment of the present invention is shown.
> In block 201, a first processor (e.g., processor 111) initiates a purge TLB entry
> request at the first processor node 110. The purge TLB entry will include the
> virtual page number, a region identifier, etc. In response to that request, one or
> more processors at the first processor node will assert its TND# signal (block 203)
> indicating that the processor is beginning the processing of the purge TLB entry
> request. In block 205, the node controller 115 asserts a TND# signal as well. *As
> will be seen below, the node controller is asserting TND# to represent that all
> other nodes are beginning, but have not completed, the purge TLB entry request.*
> In block 207, the node controller sends a purge TLB entry request to the
> switching agent 140 (e.g., PPTC in this embodiment). In block 209, the switching
> agent 140 sends the PPTC request to the other processor nodes in the system (e.g.,
> node controllers 125 and 135). (emphasis supplied)

Application No. 09/752,869
Amendment dated May 23, 2005
Reply to Office Action of February 23, 2005

Therefore, since each and every limitation of the claimed embodiment is not taught or

suggested by the cited references, the 102(e) and 103(a) rejections are lacking and should

be withdrawn. Amended independent claims 11 and 17 contain substantively similar

limitations, and therefore the 102(e) rejection for these claims should be withdrawn as

well. Claims 2-10, 12-16, and 18-21 depend from independent claims 1, 11, and 17, and

therefore should be allowed as well.

For at least all the above reasons, the Applicants respectfully submit that this

application is in condition for allowance. A Notice of Allowance is earnestly solicited.

The Examiner is invited to contact the undersigned at (408) 975-7500 to discuss

any matter concerning this application. The Office is hereby authorized to charge any

additional fees or credit any overpayments under 37 C.F.R. § 1.16 or § 1.17 to Deposit

Account No. 11-0600.

                                              Respectfully submitted,
                                              KENYON & KENYON

Dated: May 23, 2005   By: _____
                                              Sumit Bhattacharya
                                              (Reg. No. 51,469)
                                              Attorneys for Intel Corporation

KENYON & KENYON
333 W. San Carlos St., Suite 600
San Jose, CA 95110
Telephone: (408) 975-7500
Facsimile: (408) 975-7501

Customer No. 25693

SJOI 70390 v1   9